

Midterm Review

Logistics

- "80 minute" exam you have 90m
- Forward Progress only
- 8am - 8pm US / Pacific
 ↳ 6:30

How to review

- 1.) HW
- 2.) In-class quiz Q's
- 3.) Working book problems
- 4.) Re-watching lecture!
 ↳ whole
- 4.) Re-watch 5m chunks

ADD and SUB

How many instructions does the machine support?


$2^6 = 64$ operations 7bits

63 I and S type instructions
 1 R type
 ↳ 2^6 functions

↳ $63 + 64 = 127$ instructions

HW 1 Q6a.

R-type




66bits
 ↳ 5 bits
 $2^5 = 32$ register
 64 registers $\Rightarrow 2^6$

- 1.) Expand instruction to 35 bits wide
- * 2.) Reduce 'shamt' to 2 bits to expand rs, rt, rd to 6 bits ea.

Forwarding

#1 addi \$1, \$2, 100
 #2 → sub \$3, \$4, \$5
 #3 → lw \$4, 100(\$3)
 #4 → sw \$3, 0(\$4)
 #5 → add \$r2, \$3, \$4



	Single Cycle	Multi Cycle	Pipelined
CT	latency of the worst-case instruction	latency of the worst-case sub-part of machine	worst-case pipeline stage
throughput	1 inst / 1 cycle	1 inst / 5 cycles	1 inst / 1 cycle

HW4 Q6

35% arith, 15% br, 25% lw, 25% store

Reg file writes/cycle? Pipeline never stalls.

WB stage only thing that writes to the reg-file.

Q is really: which inst types write the reg file?

35 + 25 = 60% , avg. $\frac{0.6 \text{ writes}}{\text{cycle}}$

HW 1 Q8

$c = A[4] \gg 2$; \$t1 = A
 \$s1 = c

Assume A is type char
 lw \$t2, 4(\$t1)
 srl \$t2, \$t2, 2
 sw \$t2, 0(\$s1)

Assume A is type int
 lw \$t2, 16(\$t1)

type of A?
 ↓
 A is uint8_t or char
 A is uint32_t or int

Branch Range

