

## Midterm Review

### Logistics

- "80 minute" exam you have 90m
- Forward Progress only
- Exam - 8pm US / Pacific  
└ 6:30

### How to review


- 1.) HW
- 2.) In-class quiz Q's
- 3.) Working book problems
6. (f. 4.) Re-watching lecture:
- 4.) Re-watch 5m lectures

ADD and SUB

How many instructions does the machine support?

HW 1 Q6a.

R-type



$$2^6 = 64 \text{ operations}$$

$$63 \text{ I and S type instruc} \quad 760 \text{ bits}$$

1 R type  
→  $2^6$  functions

$$\rightarrow 63 + 64 = 127 \text{ instructions}$$

$$66 \text{ bits} \quad 2^5 = 32 \text{ register}$$

$$64 \text{ registers} \Rightarrow 2^6$$

1.) Expand instruction to 35 bits wide

\* 2.) Reduce 'shamt' to 2 bits  
to expand rs, rt, rd to 6 bits each.

## Forwarding

#1 addi \$1, \$2, 100  
#2 → sub \$3, \$4, \$5  
#3 → lw \$4, 100(\$3)  
#4 → sw \$3, 100(\$4)  
#5 → add \$17, \$3, \$4



	Single Cycle	Multi Cycle	Pipelined
CT	latency of the worst-case instruction	latency of the worst-case sub-part of machine	worst-case pipeline stage
throughput	1 inst / cycle	1 inst / 5 cycles	1 inst / 1 cycle

## HW4 Q6

35% with , 15% br, 25% lw, 25% store

Reg file writes/cycle? Pipeline never stalls.

WB stage only thing that writes to the reg-file.

Q is really: which inst types write the reg-file?

$$35 + 25 = 60\%, \text{ avg. } \frac{0.6 \text{ writes}}{\text{cycle}}$$

## HW 1 Q8

$c = A[4] \Rightarrow 2$ ;     $\$t1 = A$   
 $\$s1 = C$

Assume A: uint8\_t or char  
Assume A is type int  
lw \$t2, 16(\$t1)

