#### **CSE 141: Introduction to Computer Architecture**

Instruction Set Architecture (ISA)

Good Morning.

#### What is Computer Architecture?



# An Instruction Set Architecture is an abstraction of a computational machine

• An ISA is "the agreed-upon interface between all the software that runs on the machine and the hardware that executes it."



#### **Computers do not speak English** And they do not speak C or Java or Python or Haskell (or...) either



"Swap two array elements."

int temp = array[index]; array[index] = array[index + 1]; array[index + 1] = temp;

lw	\$15,	0(\$2)
lw	\$16,	4(\$2)
SW	\$16,	0(\$2)
SW	\$15,	4(\$2)

mach

himne

# Poll Q: If you had to put the ISA somewhere in this stack, would you say it sits between...



#### **The Instruction Set Architecture**

- that part of the architecture that is visible to the programmer ٠
  - available instructions ("opcodes")

- storage access, addressing modes + peripher acces? - exceptional conditions

#### **The Instruction Execution Cycle**



encoding

### A brief preview of some machine organization concepts:

• The smallest unit of time in a processor



#### macOS Catalina

iMac (Retina 5K, 27-inch, 2017) Processor 4.2 GHz Quad-Core Intel Core i7 Memory 40 GB 2400 MHz DDR4 Startup Disk Macintosh HD Graphics Radeon Pro 580 8 GB



#### macOS Catalina Version 10.15.7

MacBook Pro (13-inch, 2018, Four Thunderbolt 3 Ports) Processor 2.7 GHz Quad-Core Intel Core i7 Memory 16 GB 2133 MHz LPDDR3 Startup Disk APPLE SSD AP1024M Media Graphics Intel Iris Plus Graphics 655 1536 MB

CC BY-NC-ND Pat Pannuto – Many slides adapted from Dean Tullser

#### A brief preview of some machine organization concepts: **Parallelism**

• The ability to do more than one thing at once



Real-world example

ARM's Thumb instruction set is (mostly) 16-bit instructions on a 32-bit machine

ISA design makes fetch "freely parallel"

### A brief preview of some machine organization concepts: Superscalar Processor

• Can execute more than one instruction per cycle



Duplication is easy but expensive...

#### How to do parallelism well?

- Second half of this class
- CSE148

### A brief preview of some machine organization concepts: *Pipelining*

- Overlapping parts of a large task to increase throughput without decreasing latency
  - Key insight: The less work you do in one step, the faster each step can finish





#### Let us design MIPS together

- We will look at several of the key ISA design decisions
- To succeed in 141 you need to understand the how and the why of MIPS
  - The rest of the course builds on MIPS, so need to be comfortable with it
  - But also need to understand the architectural tradeoffs of MIPS
- To succeed in 141L you need to understand the tradeoffs in ISA design

#### How long should an instruction be?



#### Instruction length tradeoffs

- Fixed-length instructions (MIPS)
  - easy fetch and decode
  - simplify pipelining and parallelism.
- Variable-length instructions (Intel 80x86, VAX)
  - multi-step fetch and decode
  - much more flexible and compact instruction set.
- Hybrid instructions (ARM)
  - Middle ground
- All MIPS instructions are 32 bits long.
  - this decision impacts every other ISA decision we make because it makes instruction bits scarce.

#### Instruction Formats: What does each bit mean?

- Having many different instruction formats...
  - complicates decoding
  - uses more instruction bits (to specify the format)
  - Could allow us to take full advantage of a variable-length ISA



#### **The MIPS Instruction Format**



• the opcode tells the machine which format

