CSE 141: Introduction to Computer Architecture

Instruction Set Architecture (ISA)

Good Morning!

What is Computer Architecture?

Computer Architecture =

    How you talk to the machine

    Instruction Set Architecture

           +

    Machine Organization

   *What the machine hardware looks like*

An Instruction Set Architecture is an **abstraction** of a computational machine

- An ISA is "the agreed-upon interface between all the software that runs on the machine and the hardware that executes it."

Computers do not speak English
And they do not speak C or Java or Python or Haskell (or...) either

Specification
Programmer

High Level Language (C, Java, Rust, etc)
Compiler

Assembly Language
Assembler

Machine Language
Machine
Interpretation

Control Signal Spec

"Swap two array elements."

```
int temp = array[index];
array[index] = array[index + 1];
array[index + 1] = temp;

lw   $15, 0($2)
lw   $16, 4($2)
sw   $16, 0($2)
sw   $15, 4($2)

10001100011000100000000000000000
10001100111100100000000000000100
10101100111100100000000000000000
10101100011000100000000000000100

ALUOP[0:3] <= InstReg[9:11] & MASK
```

(handwritten annotations: "human", "mach", "Mach ory-w237+")

Poll Q: If you had to put the ISA somewhere in this stack, would you say it sits between...

Specification and HLL

HLL and assembly

Assembly and machine language

Machine language and control signals

ISAs define control signals

Specification

Programmer

High Level Language
(C, Java, Rust, etc)

Compiler

Assembly Language

Assembler

Machine Language

Machine Interpretation

Control Signal Spec

"Swap two array elements."

```
int temp = array[index];
array[index] = array[index + 1];
array[index + 1] = temp;
```

```
lw  $15, 0($2)
lw  $16, 4($2)
sw  $16, 0($2)
sw  $15, 4($2)
```

```
10001100011000100000000000000000
10001100111110010000000000000100
10101100111110010000000000000000
10101100011000100000000000000100
```

ALUOP[0:3] <= InstReg[9:11] & MASK

The Instruction Set Architecture

- that part of the architecture that is visible to the programmer
  - available instructions ("opcodes")
  - number and types of registers
  - instruction formats
  - storage access, addressing modes
  - exceptional conditions

Sometimes + peripheral access?

The Instruction Execution Cycle

Instruction Fetch — Obtain instruction from program storage

Instruction Decode — Determine required actions and instruction size

encoding ↓ control signals

Operand Fetch — Locate and obtain operand data

Execute — Compute result value or status

least interesting

Result Store — Deposit results in storage for later use

Next Instruction — Determine successor instruction

A brief preview of some machine organization concepts:
Cycle

- The smallest unit of time in a processor

macOS Catalina
Version 10.15.6

iMac (Retina 5K, 27-inch, 2017)
Processor   4.2 GHz Quad-Core Intel Core i7
Memory   40 GB 2400 MHz DDR4
Startup Disk   Macintosh HD
Graphics   Radeon Pro 580 8 GB

macOS Catalina
Version 10.15.7

MacBook Pro (13-inch, 2018, Four Thunderbolt 3 Ports)
Processor   2.7 GHz Quad-Core Intel Core i7
Memory   16 GB 2133 MHz LPDDR3
Startup Disk   APPLE SSD AP1024M Media
Graphics   Intel Iris Plus Graphics 655 1536 MB

$$\frac{1}{2.7ghz} = 0.37ns$$

$$\frac{1}{4.2ghz} = 0.24ns$$

$\frac{1}{hz}$

A brief preview of some machine organization concepts: *Parallelism*

- The ability to do more than one thing at once

Instruction Fetch

Instruction Fetch

Instruction Decode

Operand Fetch

Execute

Real-world example

ARM's Thumb instruction set is (mostly) 16-bit instructions on a 32-bit machine

ISA design makes fetch "freely parallel"

A brief preview of some machine organization concepts:
Superscalar Processor

- Can execute more than one instruction per cycle

```
        ┌──────────────────────────┐
        │   ┌──────────────────┐    │
        │   │ Instruction      │    │
        │   │ Fetch            │    │
        │   └──────────────────┘    │
        │        ↓                  │
        │   ┌──────────────┐        │
        │   │ Instruction  │        │
        │   │ Decode       │        │
        │   └──────────────┘        │
        │        ↓                  │
        │   ┌──────────────┐        │
        │   │ Operand      │        │
        │   │ Fetch        │        │
        │   └──────────────┘        │
        │    ↙    ↓    ↘            │
     [Execute] [Execute] [Execute]  │
        ↓        ↓        ↓         │
```

**Duplication is easy but expensive…**

How to do parallelism well?
- Second half of this class
- CSE148

A brief preview of some machine organization concepts: *Pipelining*

- Overlapping parts of a large task to increase throughput without decreasing latency
  - Key insight: The less work you do in one step, the faster each step can finish

Key questions to ask when designing an ISA

add r5, r1, M[100]
↑ int

- operations
  - how many?
  - which ones?
- operands
  - how many?
  - location
  - types
  - how to specify?
- instruction format
  - size
  - how many formats?

destination operand → *operation*

y = x + b   add r5, r1, r2

source operands

float point

Syntax choice	Design choice
add r5, r1, r2	add r5, r1– r4
add [r1, r2], r5	

how does the computer know what
0001 0101 0001 0010 means?

add r5 r1 r2

Let us design MIPS together

- We will look at several of the key ISA design decisions
- To succeed in 141 you need to understand the <u>how and the why of MIPS</u>
  - The rest of the course builds on MIPS, so need to be comfortable with it
  - But also need to understand the architectural tradeoffs of MIPS
- To succeed in 141L you need to understand the <u>tradeoffs in ISA design</u>

How long should an instruction be?

32 bit   32   32

- Fixed

24 bit

2

- Variable

parsing info

└ 0 24b + 0→3 field

- Hybrid

16   32   16   16

add r5, r1, r2   →   00100010

Instruction length tradeoffs

- Fixed-length instructions (MIPS)
  - easy fetch and decode
  - simplify pipelining and parallelism.
- Variable-length instructions (Intel 80x86, VAX)
  - multi-step fetch and decode
  - much more flexible and compact instruction set.
- Hybrid instructions (ARM)
  - Middle ground

⇨ All MIPS instructions are 32 bits long.
 - this decision impacts every other ISA decision we make because it makes instruction bits scarce.

Instruction Formats: What does each bit mean?

- Having many different instruction formats…
  - complicates decoding
  - uses more instruction bits (to specify the format)
  - Could allow us to take full advantage of a variable-length ISA

VAX 11 instruction format

The MIPS Instruction Format

	6 bits	5 bits	5 bits	5 bits	5 bits	6 bits
Register R-type	**opcode**	**rs**	**rt**	**rd**	**sa**	**funct**
Immediate I-type	**opcode**	**rs**	**rt**	**immediate**		
Jump J-type	**opcode**	**target**				

- the opcode tells the machine which format

Example of instruction encoding:

f1 f2 f3 4 5 6

	6 bits	5 bits	5 bits	5 bits	5 bits	6 bits
Register R-type	opcode	rs	rt	rd	sa	funct
Immediate I-type	opcode	rs	rt	immediate		
Jump J-type	opcode	target				

rs = source
rt = target
rd = dest

r2 -6
f. 46

add r5, r1, r2

R

opcode=0,   rs=1,   rt=2,   rd=5,   sa=0,   funct=32
000000   00001   00010   00101   00000   100000

→ add

00000000001000100010100000100000
0x00222420

$2^6 = 64$ opcodes