Poll Q: What affects throughput? Peak throughput depends on...

	Single Cycle	Multi-Cycle	Pipeline
А	Longest Instruction	Cycle Time	Average Instruction
В	Longest Instruction	Cycle Time	Longest Instruction
С	Longest Instruction	Average Instruction	Cycle Time
D	Average Instruction	Longest Instruction	Cycle Time
Е	None of the above		

Poll Q: What affects throughput? Peak throughput depends on...

	Single Cycle	Multi-Cycle	Pipeline
С	Longest Instruction	Average Instruction	Cycle Time

Throughput is useful work over time - one measure: insts / sec

$$ET = Inst * CPI * CT$$

Single Cycle: ET = Inst * 1 * BIG Multi Cycle: ET = Inst * 3.5 * CT * Pipeline: ET = Inst * T

Pipelining in Modern CPUs

۲



- CPU Datapath Arithmetic Units Pipelined •
- System Buses ٠
- Software (at multiple levels) ۲
- etc... ۲



A Pipelined Datapath

- IF Instruction fetch
- ID Instruction decode and register fetch
- EX Execution and effective address calculation
- MEM Memory access
- WB Write back



Execution in a Pipelined Datapath















This is called a structural hazard – too many instructions want to use the same resource.

In our pipeline, we can make this hazard disappear (next slide). In more complex pipelines, structural hazards are again possible.

Pipeline Principles

- All instructions that share a pipeline should have the same *stages* in the same *order*.
 - therefore, *add* does nothing during Mem stage
 - sw does nothing during WB stage
- All intermediate values must be latched each cycle.



Pipeline stages



• What is the performance implication of making every instruction go through all 5 stages? (e.g., instead of 4 for add, 3 for beq, etc.)



4

 \mathcal{F}

3

Pipelined Datapath



Pipelined Datapath

