Poll Q: What affects throughput?
<u>Peak throughput</u> depends on…

	Single Cycle	Multi-Cycle	Pipeline
A	Longest Instruction	Cycle Time	Average Instruction
B	Longest Instruction	Cycle Time	Longest Instruction
C	Longest Instruction	Average Instruction	Cycle Time
D	Average Instruction	Longest Instruction	Cycle Time
E	*None of the above*		

Poll Q: What affects throughput?
Peak throughput depends on...

	Single Cycle	Multi-Cycle	Pipeline
C	Longest Instruction	Average Instruction	Cycle Time

Throughput is useful work over time – one measure: insts / sec

$$ET = Inst * \underline{CPI * CT}$$

$$\frac{s}{inst}$$

Single Cycle: $ET = Inst * 1 * BIG$
Multi Cycle: $ET = Inst * [3 .. 5] * CT$
Pipeline: $ET = Inst * * CT$

Pipelining in Modern CPUs

- CPU Datapath
- Arithmetic Units — *pipelined multiplier*
- System Buses
- Software (at multiple levels)
- etc…

A Pipelined Datapath

IF   Instruction fetch

ID   Instruction decode and register fetch

EX   Execution and effective address calculation

MEM   Memory access

WB   Write back

Pipelined Datapath (roughly)

Conceptual model

IF: Instruction fetch

ID: Instruction decode/ register file read

EX: Execute/ address calculation

MEM: Memory access

WB: Write back

Instruction Fetch

Instruction Decode

Operand Fetch

Execute

Result Store

Next Instruction

Add

next_PC

Shift left 2

ADD

Add result

Why not here?

0 Mux 1

PC

Address

Instruction

Instruction memory

Read register 1

Read register 2

Write register

Write data

Registers

Read data 1

Read data 2

ALU

Zero

ALU result

0 Mux 1

add or beq

Address

Data Memory

Read data

Write data

1 Mux 0

16   Sign-extend   32

CSE 141

5

Execution in a Pipelined Datapath

		CC1	CC2	CC3	CC4	CC5	CC6	CC7	CC8	CC9

#1 lw — IF: IM | ID: Reg | EX: ALU | MEM: DM | WB: Reg

#2 lw — IF: IM | ID: Reg | EX: ALU | MEM: DM | WB: Reg

#3 lw — IM | Reg | ALU | DM | Reg

#4 lw — IM | Reg | ALU | DM | Reg

#5 lw — IM | Reg | ALU | DM | Reg

Execution in a Pipelined Datapath

Cycle   #just complete

CC1	CC2	CC3	CC4	CC5	CC6	CC7	CC8	CC9

warm-up

lw — IF IM | ID Reg | EX ALU | MEM DM | WB Reg

lw — IF IM | ID Reg | EX ALU | MEM DM | WB Reg

lw — IM | Reg | ALU | DM | Reg

lw — IM | Reg | ALU | DM | Reg

lw — IM | Reg | ALU | DM | Reg

steady state

Cycle	#just complete
1	0
2	0
3	0
4	0
5	1
6	2
7	3
8	4
9	5
10	6

Mixed Instructions in the Pipeline

	CC1	CC2	CC3	CC4	CC5	CC6
lw						
add						

Mixed Instructions in the Pipeline

Mixed Instructions in the Pipeline

CC BY-NC-ND Pat Pannuto – Many slides adapted from Dean Tullsen

Mixed Instructions in the Pipeline

	CC1	CC2	CC3	CC4	CC5	CC6

lw   IM — Reg — ALU — DM — Reg

add   IM — Reg — ALU — Reg

Mixed Instructions in the Pipeline

This is called a structural hazard – too many instructions want to use the same resource.
In our pipeline, we can make this hazard disappear (next slide).
In more complex pipelines, structural hazards are again possible.

Pipeline Principles

- All instructions that share a pipeline should have the same *stages* in the same *order*.
  - therefore, *add* does nothing during Mem stage
  - *sw* does nothing during WB stage
- All intermediate values must be latched each cycle.

Pipeline stages

- What is the performance implication of making every instruction go through all 5 stages? (e.g., instead of 4 for add, 3 for beq, etc.)

(Choose BEST answer)	
A	Decreases peak throughput by 20%
B	Increases program latency by 20%
C	No significant impact on peak throughput or program latency
D	Depends on how many R-type instructions, beq, etc.
E	None of the above

Pipelined Datapath

Pipelined Datapath

Instruction Fetch   Instruction Decode/   Execute/   Memory Access   Write Back
                         Register Fetch   Address Calculation