
Announcements

- Midterm is graded
 - Will release grades early afternoon today



- If you scored <40, strongly encourage you to come talk with me about techniques to help you better prepare for the rest of the class
 - Come to OH, or e-mail for Private Appointment (MWF, 11-1; or any other time)

The Pipeline with flushing for taken branches





Notice the IF/ID flush line added.

Eliminating the Branch Stall


A cute idea, but not one used by any modern core

- There's no rule that says we have to see the effect of the branch immediately. Why not wait an extra instruction before branching?
- The original SPARC and MIPS processors each used a single branch delay slot to eliminate single-cycle stalls after branches.
- The instruction after a conditional branch is always executed in those machines, regardless of whether the branch is taken or not!






Filling the branch delay slot



- The branch delay slot is only useful if you can find something to put there.
- If you can't find anything, you must put a nop to ensure correctness.
- Where do we find instructions to fill the branch delay slot?

Filling the branch delay slot



Which instructions could be used to replace the nop?

 This works great for this implementation of the architecture, but becomes a permanent part of the ISA.

- This works great for this implementation of the architecture, but becomes a permanent part of the ISA.
- What about the MIPS R10000, which has a 5-cycle branch penalty, and executes 4 instructions per cycle??

- This works great for this implementation of the architecture, but becomes a permanent part of the ISA.
- What about the MIPS R10000, which has a 5-cycle branch penalty, and executes 4 instructions per cycle??
- What about the Pentium 4, which has a 21-cycle branch penalty and executes up to 3 instructions per cycle???

Early resolution of branch + branch delay slot

- Worked well for MIPS R2000 (the 5-stage pipeline MIPS)
- Early resolution doesn't scale well to modern architectures
 - Better to always have execute happen in execute
 - Forwarding into branch instruction?
- Branch delay slot
 - Doesn't solve the problem in modern pipelines
 - Still in ISA, so have to make it work even though it doesn't provide any significant advantage.
 - Violates important general principal (unless you really only want a single generation of your product) do not expose current technology limitations to the ISA.

Okay, then...

What do we do in modern architectures???

Branch Prediction

- Always assuming a branch is not taken is a crude form of branch prediction.
- What about loops that are taken 95% of the time?
 - we would like the option of assuming *not taken* for some branches, and assuming *taken* for others, depending on ???


Branch Prediction


- Historically, two broad classes of branch predictors:
- Static predictors for branch B, always make the same prediction.
- Dynamic predictors for branch B, make a new prediction every time the branch is fetched.
- Tradeoffs?
- Modern CPUs all have sophisticated dynamic branch prediction.

Dynamic Branch Prediction

Branch Buffer Torget


What information is available/to make an intelligent prediction?






Two-bit predictors give better loop prediction






This state machine also referred to as a *saturating counter* – it counts down (on *not takens*) to 00 or up (on *takens*) to 11, but does not wrap around.



Branch History Table (bimodal predictor)

- has limited size.
- 2 bits by N (e.g. 4K)

uses low bits of branch address to choose entry




what about even/odd branch?

Branch pattern: TNTN+NTN >6090 XXXXXXXXXXXX

bimodal predictor


 For the following loop, what will be the prediction accuracy of the bimodal predictor for the conditional branch that closes the loop?

for (i=0; i< 2; i++) //two iterations per loop
$$\{z = ...\}$$



	Selection	Accuracy
7	A	100%
200	В	50%
1590	C	0%
004	D	Maybe 0%, maybe 50%
	É	other

2-bit bimodal prediction accuracy



Is this good enough?

Can We Do Better?

 Can we get more information dynamically than just the recent bias of this branch?

NTNTNTNT

NNTTN NNTTN NNTTN W

Can We Do Better?



- Can we get more information dynamically than just the recent bias of this branch?
- We can look at patterns (2-level *local* predictor) for a particular branch.

last eight branches 00100100, then it is a good guess that the next one is "1"

