### Can We Do Better?




Can we get more information dynamically than just the recent bias of this branch?

• We can look at patterns (2-level *local* predictor) for a particular branch.

last eight branches 00100100, then it is a good guess that the next one is "1"

(taken)



## **Can We Do Better?**

#### Can We Do Better?


Correlating Branch Predictors also look at other branches for clues

```
if (i ==10) \( \tag{if} \) if (i > \( \tag{if} \)
```

- Typically use two indexes
  - Global history register --> history of last m branches (e.g., 0100011)
  - branch address

# **Correlating Branch Predictors**

The *global history register (ghr)* is a shift register that records the last *n* branches (of any address) encountered by the processor.




# Two-level correlating branch predictors

Most common – gshare: use xor as the combining function.

## Are we happy yet????


• Combining branch predictors use multiple schemes and a voter to decide which one typically does better for that branch.



Compaq/Digital Alpha 21264 Global Chooser **Local Predictor** Predictor PC GHR 10 10 **Branch Prediction** 

# **Aliasing in Branch Predictors**

• Branch predictors will always be of finite size, while code size is relatively





# **Aliasing in Branch Predictors**

- Branch predictors will always be of finite size, while code size is relatively unlimited.
- What happens when (in the common case) there are more branches than entries in the branch predictor?


# **Aliasing in Branch Predictors**

- Branch predictors will always be of finite size, while code size is relatively unlimited.
- What happens when (in the common case) there are more branches than entries in the branch predictor?
- We call these conflicts aliasing.
- We can have <u>negative aliasing</u> (when biases are different) or neutral aliasing (biases same). Positive aliasing is unlikely.







# **Local Predictor Aliasing**



# **Gshare aliasing**





#### **Branch Prediction**



- Latest branch predictors significantly more sophisticated, using more advanced correlating techniques, larger structures, and soon possibly using AI techniques.
- Remember from earlier....
  - Presupposes what two pieces of information are available at <u>fetch</u> time?
    - · Isit a branch?
    - · Where is it going?
  - Branch Target Buffer supplies this information.

PC (est

Te not

## Pipeline performance

(And defining CSE141 "standard parameters")

```
loop: lw $15, 1000($2)
    add $16, $15, $12
    lw $18, 1004($2)
    add $19, $18, $12
    beq $19, $0, loop
    nop
```

What is the steady-state CPI of this code?

Assume branch taken many times.
Assume 5-stage pipeline, forwarding, early branch resolution, branch delay slot

Always assume this architecture if not given the details

Can we improve this?

## Putting it all together.

For a given program on our 5-stage MIPS pipeline processor:

- 20% of insts are loads, 50% of instructions following a load are arithmetic instructions depending on the load
- 20% of instructions are branches.
- We manage to fill 80% of the branch delay slots with useful instructions.

|   | CPI  |
|---|------|
| A | 0.76 |
| В | 0.9  |
| C | 1.0  |
| D | 1.1  |
| Е | 1.14 |

What is the CPI of your program?

# Given our 5-stage MIPS pipeline... What is the steady state CPI for the following code?

```
Loop: lw r1, 0 (r2)

add r2, r3, r4

sub r5, r1, r2

beq r5, $zero, Loop

nop
```

| Selection | CPI               |
|-----------|-------------------|
| A         | 1                 |
| В         | 1.25              |
| C         | 1.5               |
| D         | 1.75              |
| Е         | None of the above |

#### That was a lot.

- Seriously!
- Loosely, we just covered ~30 years of processor design in 4 weeks
  - (The good ideas are always more obvious in hindsight...)

# **Pipelining Key Points**

- ET = IC \* CPI \* CT
- Achieve high throughput without reducing instruction latency
- Pipelining exploits a special kind of parallelism (parallelism between functionality required in different cycles by different instructions).
- Pipelining uses combinational logic to generate (and registers to propagate) control signals.
- Pipelining creates potential hazards.

# **Data Hazard Key Points**

- Pipelining provides high throughput, but does not handle data dependences easily.
- Data dependences cause data hazards.
- Data hazards can be solved by:
  - software (nops)
  - hardware stalling
  - hardware forwarding
- Our processor, and indeed all modern processors, use a combination of forwarding and stalling.
- ET = IC \* CPI \* CT

# **Control Hazard Key Points**

- Control (branch) hazards arise because we must fetch the next instruction before we know:
  - if we are branching
  - where we are branching
- Control hazards are detected in hardware.
- We can reduce the impact of control hazards through:
  - early detection of branch address and condition
  - branch prediction
  - branch delay slots