Our previous view of a computer had no organization

• From Part I...



Think about how a MIPS machine executes instructions... Which correctly describes the *order* things must happen in?

- A. The ALU *always* performs an operation before accessing data memory
- B. The ALU *sometimes* performs an operation before accessing data memory
- C. Data memory is always accessed before field
 performing an ALU operation
 - D. Data memory is sometimes accessed before performing an ALU operation
 - E. None of the above.



0

So what does this tell us about what the machine might look like?



Storage Element: Register

- Review: D Flip Flop
- New: Register
 - Similar to the D Flip Flop except
 - N-bit input and output
 - Write Enable input
 - Write Enable:
 - 0: Data Out will not change
 - 1: Data Out will become Data In (on the clock edge)







A *register file* is a structure that holds many registers. What kinds of signals will we need for our MIPS register file?

		Number of bits for register output			Number of bits for register selection			Control Inputs?	Control Outputs?	
	А	5			32			clk	read/write	
	В	5			5		clk, read/write	clk		
5074	C) q	32			5		clk, read/write	(none)	
	D		32			32		clk, read/write	clk, read/write	
	Е		32			5		read/write	(none)	
							J			





CC BY-NC-ND Pat Pannuto - Many slides adapted from Dean Tullser

Which of these describes our memory interface (for now)?

A One 32-bit output	One 5-bit input	One 32-bit input	Clk input	Two 1-bit control inputs
B One 32-bit output	Two 5-bit inputs		Clk input	Two 1-bit control inputs
C One 32-bit output		Two 32-bit inputs	Clk input	Two 1-bit control inputs
D One 32-bit output		One 32-bit input	Clk input	Two 1-bit control inputs

E None of these are correct

 \checkmark

inputs: address (32-bit) valve (32-valve)

30

30

50



CC BY-NC-ND Pat Pannuto - Many slides adapted from Dean Tullser

Can we layout a high-level design to do everything?

We're ready to look at a simplified MIPS with only:

- memory-reference instructions: lw, sw
- arithmetic-logical instructions: add, sub, and, or, slt
- control flow instructions: beq



Putting it All Together: A Single Cycle Datapath

• We have everything except control signals (later)







PCS >Add Ignoring control -Add result AL which instruction Chiff **RegWrite** does this active left 2 datapath represent Instruction [25 21] Read register 1 Read **MemWrite** Read PC data 1 nstruction [20 16] address Read MemtoReg **ALUSrc** register 2 Zerd R-type Α. Instruction Read ALU ALU [31 0] Write Read data 2 lw result Address B. register data Instruction nstruction [15 11] X Write С. SW u Registers memory data Beq Data 0 D. Write ReaDs memory data None of the above 16 32 Ε. Sian nstruction [15 0] extend ALU MemRead contro Instruction [5 0] **ALUOp**

PCS >Add Ignoring control -> Add result AL which instruction Shift RegWrite does this active left 2 datapath represent Instruction [25 21] Read register 1 Read MemWrite Read PC data 1 nstruction [20 16] address Read ALUSrc MemtoReg register 2 Zero R-type Α. Instruction Read ALU ALU [31 0] Write Read data 2 lw Address Β. result register data Instruction nstruction [15 11] X և Write С. SW X u Registers memory O data 0 Beq Data 0 D. Write ReaDs memory data None of the above 16 32 Ε. Sian nstruction [15 0] extend ALU MemRead contro Instruction [5 0] **ALUOp**

Key Points

- CPU is just a collection of state and combinational logic
- We just designed a very rich processor, at least in terms of functionality
- ET = IC * CPI * Cycle Time
 - where does the single-cycle machine fit in?

"The Control Path"

aka, what controls which wires are green?





