CSE 141L: Introduction to Computer Architecture Lab
Microprocessor Architecture & ISAs

Pat Pannuto, UC San Diego
ppannuto@ucsd.edu
Logistics Update: Waitlists

- This is a big, hard project class
  - You now have the full scope of the big, hard project

  *If you are considering dropping this course, please do so ASAP*

  *Please do not wait until the deadline [Friday!]*

- If you are far back on the waitlist for 141, then please make room in 141L
- 141 will be offered next quarter
  - (I’m teaching it)
Logistics Updates

- Project spec released for the quarter
  - Skim the whole document
  - Read the all the requirements
  - Read Milestone 1 in depth
  - Read the all the requirements again
  - Focus on the programs to start — what must your processor do?
- Milestone 1 is due in 16 days
- Viva la Zoom
  - Full remote through Jan 31 at least
  - Remote participation will always be an option for 141L this quarter
Logistics Advice

• **Use Version Control**
  – This is how your group should share across machines
    • Shouldn’t matter if you use Questa/ModelSim locally, CloudLabs, etc...

  – Good feedback from folks using VSCode to edit & manage code
    • Especially as it has built-in git support

  – Please no public repositories!
ISA Design and Processor Architecture are Interrelated

• Your ISA expresses what your processor can do
  – So your architecture has to be able to do it!
The Instruction Set Architecture

- that part of the architecture that is visible to the programmer
  - available instructions ("opcodes")
  - number and types of registers
  - instruction formats
  - storage access, addressing modes
  - exceptional conditions

- How do each of these affect your ISA design?
Key questions to ask when designing an ISA

- **operations**
  - how many?
  - which ones?

- **operands**
  - how many?
  - location
  - types
  - how to specify?

- **instruction format**
  - size
  - how many formats?

![Diagram](image)

- **Syntax choice**
  - add \( r5, r1, r2 \)
  - add \([r1, r2], r5\)

- **Design choice**
  - add \( r5, r1–r4 \)

\[ y = x + b \]

- how does the computer know what \( 0001 \ 0101 \ 0001 \ 0010 \) means?
Instruction Formats: What does each bit mean?

- Having many different instruction formats...
  - complicates decoding
  - uses more instruction bits (to specify the format)
  - Could allow us to take full advantage of a variable-length ISA not in 141L!

VAX 11 instruction format

```
 Byte 0 1 n m
 Opcode A/M A/M A/M
 operand specifier

 register disp 5 r autoinc 8 r
 A r byte
 C r half word
 E r word
 index 4 r m r displacement
```
## The MIPS Instruction Format

<p>| | | | | | | |</p>
<table>
<thead>
<tr>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>6 bits</td>
<td>5 bits</td>
<td>5 bits</td>
<td>5 bits</td>
<td>5 bits</td>
<td>6 bits</td>
</tr>
<tr>
<td>Register R-type</td>
<td>opcode</td>
<td>rs</td>
<td>rt</td>
<td>rd</td>
<td>shamt</td>
<td>funct</td>
</tr>
<tr>
<td>Immediate I-type</td>
<td>opcode</td>
<td>rs</td>
<td>rt</td>
<td>immediate</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Jump J-type</td>
<td>opcode</td>
<td></td>
<td></td>
<td></td>
<td>target</td>
<td></td>
</tr>
</tbody>
</table>

- the opcode tells the machine which format
Example of instruction encoding:

<table>
<thead>
<tr>
<th>Register</th>
<th>R-type</th>
<th>6 bits</th>
<th>5 bits</th>
<th>5 bits</th>
<th>5 bits</th>
<th>5 bits</th>
<th>6 bits</th>
</tr>
</thead>
<tbody>
<tr>
<td>opcode</td>
<td>rs</td>
<td>rt</td>
<td>rd</td>
<td>shamt</td>
<td>funct</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>Immediate</th>
<th>I-type</th>
<th>6 bits</th>
<th>5 bits</th>
<th>5 bits</th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td>opcode</td>
<td>rs</td>
<td>rt</td>
<td>immediate</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>Jump</th>
<th>J-type</th>
<th>6 bits</th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td>opcode</td>
<td></td>
<td>target</td>
<td></td>
</tr>
</tbody>
</table>

**Example Instruction:**

`add r5, r1, r2`

**Encoding:**

```
opcode=0, rs=1, rt=2, rd=5, sa=0, funct=32
000000 00001 00010 00101 00000 100000
```

```
0x00222420
```
Accessing the Operands
aka, what’s allowed to go here

- Operands are generally in one of two places:
  - Registers (32 options)
  - Memory ($2^{32}$ locations)
- Registers are
  - Easy to specify
  - Close to the processor (fast access)
- The idea that we want to use registers whenever possible led to load-store architectures.
  - Normal arithmetic instructions only access registers
  - Only access memory with explicit loads and stores
Poll Q: Accessing the Operands

There are typically two locations for operands: **registers** (internal storage - $t0, $a0) and **memory**. In each column we have which (reg or mem) is better.

**Which row is correct?**

<table>
<thead>
<tr>
<th></th>
<th>Faster access</th>
<th>Fewer bits to specify</th>
<th>More locations</th>
</tr>
</thead>
<tbody>
<tr>
<td>A</td>
<td>Mem</td>
<td>Mem</td>
<td>Reg</td>
</tr>
<tr>
<td>B</td>
<td>Mem</td>
<td>Reg</td>
<td>Mem</td>
</tr>
<tr>
<td>C</td>
<td>Reg</td>
<td>Mem</td>
<td>Reg</td>
</tr>
<tr>
<td>D</td>
<td>Reg</td>
<td>Reg</td>
<td>Mem</td>
</tr>
<tr>
<td>E</td>
<td>None of the above</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>
Q: How does all of this align with the project restrictions?

• [After class], re-read the restrictions with these slides in mind
• Design Question you must answer:
  – How will your ISA encode operations and operands?
  – And how will that impact how your machine operates?
How Many Operands?

aka how many of these?

- Most instructions have three operands (e.g., $z = x + y$).
- Well-known ISAs specify 0-3 (explicit) operands per instruction.
- Operands can be specified implicitly or explicitly.
Historically, many classes of ISAs have been explored, and trade off compactness, performance, and complexity

<table>
<thead>
<tr>
<th>Style</th>
<th># Operands</th>
<th>Example</th>
<th>Operation</th>
</tr>
</thead>
<tbody>
<tr>
<td>Stack</td>
<td>0</td>
<td>add</td>
<td>$\text{tos}<em>{(N-1)} \leftarrow \text{tos}</em>{(N)} + \text{tos}_{(N-1)}$</td>
</tr>
<tr>
<td>Accumulator</td>
<td>1</td>
<td>add A</td>
<td>$\text{acc} \leftarrow \text{acc} + \text{mem[A]}$</td>
</tr>
<tr>
<td>General Purpose</td>
<td>3</td>
<td>add A B Rc</td>
<td>$\text{mem[A]} \leftarrow \text{mem[B]} + \text{Rc}$</td>
</tr>
<tr>
<td>Register</td>
<td>2</td>
<td>add A Rc</td>
<td>$\text{mem[A]} \leftarrow \text{mem[A]} + \text{Rc}$</td>
</tr>
<tr>
<td>Load/Store:</td>
<td>3</td>
<td>add Ra Rb Rc</td>
<td>$\text{Ra} \leftarrow \text{Rb} + \text{Rc}$</td>
</tr>
<tr>
<td></td>
<td></td>
<td>load Ra Rb</td>
<td>$\text{Ra} \leftarrow \text{mem[Rb]}$</td>
</tr>
<tr>
<td></td>
<td></td>
<td>store Ra A</td>
<td>$\text{mem[A]} \leftarrow \text{Ra}$</td>
</tr>
</tbody>
</table>
Comparing the Number of Instructions

Code sequence for $C = A + B$ for four classes of instruction sets:

<table>
<thead>
<tr>
<th>Stack</th>
<th>Accumulator</th>
<th>GP Register</th>
<th>GP Register</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
<td>(register-memory)</td>
<td>(load-store)</td>
</tr>
</tbody>
</table>
Comparing the Number of Instructions

Code sequence for \( C = A + B \) for four classes of instruction sets:

<table>
<thead>
<tr>
<th>Stack</th>
<th>Accumulator</th>
<th>GP Register (register-memory)</th>
<th>GP Register (load-store)</th>
</tr>
</thead>
<tbody>
<tr>
<td>Push A</td>
<td>Push B</td>
<td>Add</td>
<td>Pop C</td>
</tr>
</tbody>
</table>
Comparing the Number of Instructions

Code sequence for \( C = A + B \) for four classes of instruction sets:

<table>
<thead>
<tr>
<th>Stack</th>
<th>Accumulator</th>
<th>GP Register</th>
<th>GP Register</th>
</tr>
</thead>
<tbody>
<tr>
<td>Push A</td>
<td>Load A</td>
<td>(register-memory)</td>
<td></td>
</tr>
<tr>
<td>Push B</td>
<td>Add B</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Add</td>
<td>Store C</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Pop C</td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>
Comparing the Number of Instructions

<table>
<thead>
<tr>
<th>Stack</th>
<th>Accumulator</th>
<th>GP Register (register-memory)</th>
<th>GP Register (load-store)</th>
</tr>
</thead>
<tbody>
<tr>
<td>Push A</td>
<td>Load A</td>
<td>ADD C, A, B</td>
<td></td>
</tr>
<tr>
<td>Push B</td>
<td>Add B</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Add</td>
<td>Store C</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Pop C</td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>
Comparing the Number of Instructions

Code sequence for $C = A + B$ for four classes of instruction sets:

<table>
<thead>
<tr>
<th>Stack</th>
<th>Accumulator</th>
<th>GP Register</th>
<th>GP Register</th>
</tr>
</thead>
<tbody>
<tr>
<td>Push A</td>
<td>Load A</td>
<td>ADD C, A, B</td>
<td>Load R1,A</td>
</tr>
<tr>
<td>Push B</td>
<td>Add B</td>
<td></td>
<td>Load R2,B</td>
</tr>
<tr>
<td>Add</td>
<td>Store C</td>
<td></td>
<td>Add R3,R1,R2</td>
</tr>
<tr>
<td>Pop C</td>
<td></td>
<td></td>
<td>Store C,R3</td>
</tr>
</tbody>
</table>
Exercise: Working through alternative ISAs
[if time]

A = X*Y - B*C

Stack Architecture  Accumulator  GPR  GPR (Load-store)

Accumulator

Stack

Memory

A
X
Y
B
C
temp

R1
R2
R3
Example: load-store (aka register-register) ISA

- load words from memory to reg file
- operate in reg file
- store results into memory from reg file
Instruction Set Architecture

Assumptions
- 8 bit ISA
- # of registers = 4 + PC (Program Counter)
- Memory size = 64B

Before Register and Memory

After Register and Memory

Registers
- \( r_3 \) = 8
- \( r_2 \) = 12
- \( r_1 \) = 1
- \( r_0 \) = 2
- PC = 20

Memory
- 0: 4
- 1: 0
- 2: 2
- 3: 7
- 20: \( \cdots \)
- 21: \( \cdots \)
- 22: \( \cdots \)
- 23: \( \cdots \)
- 24: \( \cdots \)
- 63: \( \cdots \)

Registers
- \( r_3 \) = 8
- \( r_2 \) = 12
- \( r_1 \) = 20
- \( r_0 \) = 2
- PC = 21

Memory
- 0: 4
- 1: 0
- 2: 2
- 3: 7
- 20: \( \cdots \)
- 21: \( \cdots \)
- 22: \( \cdots \)
- 23: \( \cdots \)
- 24: \( \cdots \)
- 63: \( \cdots \)

Instructions:
- (add \( r_1 \), \( r_2 \), \( r_3 \))
- (lw \( r_2 \), 1(\( r_0 \)))
- (sw \( r_3 \), 0(\( r_0 \)))
- (beq \( r_0 \), \( r_1 \), 2)
- (j 15)

In the diagram, the instructions are shown before and after the register and memory operations.
Instruction Set Architecture

Assumptions
- 8 bit ISA
- # of registers = 4 + PC (Program Counter)
- Memory size = 64B

Before Register and Memory

After Register and Memory

Registers

Memory

63
24
23
22
21
20
19
18
17
16
15
14
13
12
11
10
9
8
7
6
5
4
3
2
1
0

(iw r2, 1(r0))
Instruction Set Architecture

Assumptions
- 8 bit ISA
- # of registers = 4 + PC (Program Counter)
- Memory size = 64B

Before Register and Memory

After Register and Memory

Registers
- r3
- r2
- r1
- r0
- PC

Memory
- 63
- 24
- 23
- 22
- 21
- 20
- 3
- 2
- 1
- 0

Operations:
- (j 15)
- (beq r0, r1, 2)
- (sw r3, 0(r0))
- (lw r2, 1(r0))
- (add r1, r2, r3)

Registers
- r3
- r2
- r1
- r0
- PC

Memory
- 63
- 24
- 23
- 22
- 21
- 20
- 3
- 2
- 1
- 0

Operations:
- (j 15)
- (beq r0, r1, 2)
- (sw r3, 0(r0))
- (lw r2, 1(r0))
- (add r1, r2, r3)
Instruction Set Architecture

Assumptions
- 8 bit ISA
- # of registers = 4 + PC (Program Counter)
- Memory size = 64B

Before Register and Memory

After Register and Memory

Registers
- \( r_3 \)
- \( r_2 \)
- \( r_1 \)
- \( r_0 \)
- PC

Memory
- \( 0 \) to \( 63 \)

\[(\text{add} \ r_1, r_2, r_3)\]
\[(\text{lw} \ r_2, 1(r_0))\]
\[(\text{sw} \ r_3, 0(r_0))\]
\[(\text{beq} \ r_0, r_1, 2)\]
\[(\text{j} \ 15)\]
Instruction Set Architecture

**Assumptions**
- 8 bit ISA
- # of registers = 4 + PC (Program Counter)
- Memory size = 64B

Before Register and Memory

<table>
<thead>
<tr>
<th>Register</th>
<th>Value</th>
</tr>
</thead>
<tbody>
<tr>
<td>r3</td>
<td>8</td>
</tr>
<tr>
<td>r2</td>
<td>7</td>
</tr>
<tr>
<td>r1</td>
<td>20</td>
</tr>
<tr>
<td>r0</td>
<td>0</td>
</tr>
<tr>
<td>PC</td>
<td>24</td>
</tr>
</tbody>
</table>

Memory:

<table>
<thead>
<tr>
<th>Address</th>
<th>Value</th>
</tr>
</thead>
<tbody>
<tr>
<td>63</td>
<td>7</td>
</tr>
<tr>
<td>24</td>
<td>8</td>
</tr>
<tr>
<td>23</td>
<td>7</td>
</tr>
<tr>
<td>22</td>
<td>0</td>
</tr>
<tr>
<td>21</td>
<td>8</td>
</tr>
<tr>
<td>20</td>
<td>0</td>
</tr>
<tr>
<td>19</td>
<td>4</td>
</tr>
</tbody>
</table>

Operations:
- (j 15)
- (beq r0, r1, 2)
- (sw r3, 0(r0))
- (lw r2, 1(r0))
- (add r1, r2, r3)

After Register and Memory

<table>
<thead>
<tr>
<th>Register</th>
<th>Value</th>
</tr>
</thead>
<tbody>
<tr>
<td>r3</td>
<td>8</td>
</tr>
<tr>
<td>r2</td>
<td>7</td>
</tr>
<tr>
<td>r1</td>
<td>20</td>
</tr>
<tr>
<td>r0</td>
<td>0</td>
</tr>
<tr>
<td>PC</td>
<td>15</td>
</tr>
</tbody>
</table>

Memory:

<table>
<thead>
<tr>
<th>Address</th>
<th>Value</th>
</tr>
</thead>
<tbody>
<tr>
<td>63</td>
<td>7</td>
</tr>
<tr>
<td>24</td>
<td>8</td>
</tr>
<tr>
<td>23</td>
<td>7</td>
</tr>
<tr>
<td>22</td>
<td>0</td>
</tr>
<tr>
<td>21</td>
<td>8</td>
</tr>
<tr>
<td>20</td>
<td>0</td>
</tr>
<tr>
<td>19</td>
<td>4</td>
</tr>
</tbody>
</table>

Operations:
- (j 15)
- (beq r0, r1, 2)
- (sw r3, 0(r0))
- (lw r2, 1(r0))
- (add r1, r2, r3)
Addressing Modes
aka: how do we specify the operand we want?

- Register direct: \( R3 \)
- Immediate (literal): \( \#25 \)
- Direct (absolute): \( M[10000] \)

- Register indirect: \( M[R3] \)
- Base+Displacement: \( M[R3 + 10000] \)
- Base+Index: \( M[R3 + R4] \)
- Scaled Index: \( M[R3 + R4 \times d + 10000] \)
- Autoincrement: \( M[R3++] \)
- Autodecrement: \( M[R3 - -] \)

- Memory Indirect: \( M[ M[R3] ] \)
What does memory look like anyway?

- Viewed as a large, single-dimension array, with an address.
- A memory address is an index into the array.
- "Byte addressing" means that the index (address) points to a byte of memory.

```verilog
module data_mem(
    input CLK,
    input reset,
    input [7:0] DataAddress,
    input ReadMem,
    input WriteMem,
    input [7:0] DataIn,
    output logic[7:0] DataOut);

logic [7:0] core[256];
```

...
Which kinds of things can a processor do?

- arithmetic
  - add, subtract, multiply, divide
- logical
  - and, or, shift left, shift right
- data transfer
  - load word, store word
“Control Flow” describes how programs execute

- Jumps
- Procedure call (jump subroutine)
- Conditional Branch
  - Used to implement, for example, if-then-else logic, loops, etc.

- Control flow must specify two things
  - Condition under which the jump or branch is taken
  - If take, the location to read the next instruction from (“target”)
How do you specify the destination of a branch/jump?

• Unconditional jumps may go long distances
  – Function calls, returns, ...

• Studies show that almost all conditional branches go short distances from the current program counter
  – loops, if-then-else, ...

• A relative address requires (many) fewer bits than an absolute address
  – e.g., \texttt{beq \$1, \$2, 100} \Rightarrow \texttt{if ($1 == \$2): PC = (PC+4) + 100 * 4}
## MIPS in one slide

### MIPS operands

<table>
<thead>
<tr>
<th>Name</th>
<th>Example</th>
<th>Comments</th>
</tr>
</thead>
<tbody>
<tr>
<td>32 registers</td>
<td>$s0-$s7, $t0-$t9, $zero, $a0-$a3, $v0-$v1, $gp, $fp, $sp, $ra, $at</td>
<td>Fast locations for data. In MIPS, data must be in registers to perform arithmetic. MIPS register $zero always equals 0. Register $at is reserved for the assembler to handle large constants.</td>
</tr>
<tr>
<td>Memory[0], Memory[4], ...</td>
<td>Accessed only by data transfer instructions. MIPS uses byte addresses, so sequential words differ by 4. Memory holds data structures, such as arrays, and spilled registers, such as those saved on procedure calls.</td>
<td></td>
</tr>
</tbody>
</table>

### MIPS assembly language

<table>
<thead>
<tr>
<th>Category</th>
<th>Instruction</th>
<th>Example</th>
<th>Meaning</th>
<th>Comments</th>
</tr>
</thead>
<tbody>
<tr>
<td>Arithmetic</td>
<td>add</td>
<td>add $s1, $s2, $s3</td>
<td>$s1 = $s2 + $s3</td>
<td>Three operands; data in registers</td>
</tr>
<tr>
<td></td>
<td>subtract</td>
<td>sub $s1, $s2, $s3</td>
<td>$s1 = $s2 - $s3</td>
<td>Three operands; data in registers</td>
</tr>
<tr>
<td></td>
<td>add immediate</td>
<td>addi $s1, $s2, 100</td>
<td>$s1 = $s2 + 100</td>
<td>Used to add constants</td>
</tr>
<tr>
<td>Data transfer</td>
<td>load word</td>
<td>lw $s1, 100($s2)</td>
<td>$s1 = Memory[$s2 + 100]</td>
<td>Word from memory to register</td>
</tr>
<tr>
<td></td>
<td>store word</td>
<td>sw $s1, 100($s2)</td>
<td>Memory[$s2 + 100] = $s1</td>
<td>Word from register to memory</td>
</tr>
<tr>
<td></td>
<td>load byte</td>
<td>lb $s1, 100($s2)</td>
<td>$s1 = Memory[$s2 + 100]</td>
<td>Byte from memory to register</td>
</tr>
<tr>
<td></td>
<td>store byte</td>
<td>sb $s1, 100($s2)</td>
<td>Memory[$s2 + 100] = $s1</td>
<td>Byte from register to memory</td>
</tr>
<tr>
<td></td>
<td>load upper immediate</td>
<td>lui $s1, 100</td>
<td>$s1 = 100 * 2^16</td>
<td>Loads constant in upper 16 bits</td>
</tr>
<tr>
<td>Conditional branch</td>
<td>branch on equal</td>
<td>beq $s1, $s2, 25</td>
<td>if $(s1 == $s2) go to PC + 4 + 100</td>
<td>Equal test; PC-relative branch</td>
</tr>
<tr>
<td></td>
<td>branch on not equal</td>
<td>bne $s1, $s2, 25</td>
<td>if $(s1 != $s2) go to PC + 4 + 100</td>
<td>Not equal test; PC-relative</td>
</tr>
<tr>
<td></td>
<td>set on less than</td>
<td>slt $s1, $s2, $s3</td>
<td>if ($s2 &lt; $s3) $s1 = 1; else $s1 = 0</td>
<td>Compare less than; for beq, bne</td>
</tr>
<tr>
<td></td>
<td>set less than immediate</td>
<td>sll $s1, $s2, 100</td>
<td>if ($s2 &lt; 100) $s1 = 1; else $s1 = 0</td>
<td>Compare less than constant</td>
</tr>
<tr>
<td>Unconditional jump</td>
<td>jump</td>
<td>j 2500</td>
<td>go to 10000</td>
<td>Jump to target address</td>
</tr>
<tr>
<td></td>
<td>jump register</td>
<td>j r1</td>
<td>go to $r1</td>
<td>For switch, procedure return</td>
</tr>
<tr>
<td></td>
<td>jump and link</td>
<td>jal 2500</td>
<td>$ra = PC + 4; go to 10000</td>
<td>For procedure call</td>
</tr>
</tbody>
</table>

- 141 will talk some about other machine types
  - The 141 textbook goes into more detail
- I will post a collection of slides and resources from others in Canvas
- Many additional resources online